维普中文期刊产品整合服务
14篇 您的检索式:作者名="XIONG Chengyi"
    题名 作者 年代 出处 被引量
1Speckle Reduction Algorithm for Synthenic Aperture Radar Images Based on Bayesian Maximum a Posteriori Estimation in Wavelet Domain显示文摘Hou Jianhua Liu Xiangming Xiong Chengyi 2008Optical Engineering2008,47,5:1
2Efficient architectures for two-dimensional discrete wavelet transform using lifting scheme显示文摘Xiong Chengyi Tian Jinwen Liu Jian 2007IEEE Trans on Image Processing2007,16,3:1
3Speckle reduction algorithm for synthetic aperture radar images based on Bayesian maximum a posteriori estimation in wavelet domain 显示文摘Hou Jianhua Liu Xiangming Xiong Chengyi 2008Optical Engineering2008,47,5:1
4Single Image Interpolation Using Texture-Aware Low-Rank Regularization显示文摘A new image interpolation method is proposed by using the image priors of nonlocal self-similarity and low rank approximation. Here the traditional cubicspline interpolation is conducted to obtain an initial High resolution(HR) image. The nonlocal similar image patches are vectorized to form data matrices with low rank prior,and thus a low rank regularization term is embedded into the reconstruction model. The texture information measured by entropy of the data matrix is extracted and used to achieve adaptive low rank approximation for retaining the latent fine details of image. The Split bregman iteration(SBI) algorithm and weighted Partial singular values thresholding(PSVT) method are adopted to obtain the optimum solution of the reconstruction model. Experimental results demonstrate the effectiveness of the proposed method in improving image quality in terms of Peak signal to noise ratio(PSNR) and/or Structural similarity(SSIM).GAO Zhirong DING Lixin XIONG Chengyi 2018Chinese Journal of Electronics2018,27,2:1
5Efficient architectures for two-dimensional discrete wavelet transform using lifting scheme显示文摘Chengyi Xiong Jinwen Tian Jian Liu 2007IEEE Transactions on Image Processing2007,16,3:1
6High performance word level sequential and parallel coding methods and architectures for bit plane coding显示文摘This paper introduced a novel high performance algorithm and VLSI architectures for achieving bit plane coding (BPC) in word level sequential and parallel mode. The proposed BPC algorithm adopts the techniques of coding pass prediction and par- allel & pipeline to reduce the number of accessing memory and to increase the ability of concurrently processing of the system, where all the coefficient bits of a code block could be coded by only one scan. A new parallel bit plane architecture (PA) was proposed to achieve word-level sequential coding. Moreover, an efficient high-speed architecture (HA) was presented to achieve multi-word parallel coding. Compared to the state of the art, the proposed PA could reduce the hardware cost more efficiently, though the throughput retains one coefficient coded per clock. While the proposed HA could perform coding for 4 coefficients belonging to a stripe column at one intra-clock cycle, so that coding for an N×N code-block could be completed in approximate N2/4 intra-clock cycles. Theoretical analysis and ex- perimental results demonstrate that the proposed designs have high throughput rate with good performance in terms of speedup to cost, which can be good alternatives for low power applications.XIONG ChengYi TIAN JinWen LIU Jian 2008Science in China(Series F)2008,51,4:1
7A Formal Specification of Mobile Trusted Computing显示文摘HUANG Wenchao XIONG Yan CHENG Wenjuan WU Chengyi CHEN Depin 2011Chinese Journal of Electronics2011,20,1:1
8Fast Implementation for the Singular Value and Eigenvalue Decomposition Based on FPGA显示文摘A fast and efficient hardware implementation for computing the Singular value decomposition(SVD) and Eigenvalue decomposition(EVD) is presented.Considering that the SVD and EVD are complex and expensive operations, to achieve high performance with low computing complexity, our approach takes full advantage of the combination of parallel and sequential computation, which can increase efficiently the hardware utilization. Besides, regarding to EVD, we propose a hardware solution of a simplified Coordinate rotation digital computer(CORDIC)-like algorithm which can obtain higher speed. The performance analysis and comparison results show that the proposed methods can be realized on Filedprogrammable gate arrays(FPGAs) with less computation time by using systolic array. It will be shown that the proposed implementation could be an efficient alternative for real-time applications.ZHANG Shuiping TIAN Xin XIONG Chengyi TIAN Jinwen MING Delie 2017Chinese Journal of Electronics2017,26,1:1
9A Robust Face Recognition Method Using Multiple Features Fusion and Linear Regression显示文摘This paper presents a robust face recognition algorithm by using transform domain-based multiple feature fusion and linear regression. Transform domain-based feature fusion can provide comprehensive face information for recognition, and decrease the effect of variations in illumination and pose. The holistic feature and local feature are extracted by discrete cosine transform and Gabor wavelet transform, respectively. Then the extracted holistic features and the local features are fused by weighted sum. The fused feature values are finally sent to linear regression classifier for recognition. The algorithm is evaluated on AR, ORL and Yale B face databases. Experiment results show that our proposed algorithm could be more robust than those single feature-based algorithms under pose and expression variations.GAO Zhirong DING Lixin XIONG Chengyi HUANG Bo 2014Wuhan University Journal of Natural Sciences2014,19,4:1
10Efficient architectures for two-dimensional discrete wavelet transform using lifting scheme显示文摘Chengyi Xiong Jinwen Tiall Jian Liu 2007IEEE transaction on image processing2007,16,4:1
11Improved Face Recognition Based on Sparse Residual Weighting 显示文摘GAO Zhirong XIONG Chengyi DA Bangyou 2012Journal of South-Central University for Nationalities2012,31,3:1
12A Coding Scheme for Noisy Image Based on Layer Segmentation显示文摘Heavy noises distribute in the images when imaging in a poor environment.The randomness of noises makes pixels distributing singularly,which weakens the1-D piecewise smooth property of original scenes.Thus,wavelets-based compression method no longer works well.In this paper,a layer segmentation based compression scheme is proposed for gray images.Image textures and some high frequency noises are described in a high frequency layer while the coarse part of the image is described in the low frequency layer.The high frequency layer is represented by a joint dictionary,and the low frequency layer is coded with the traditional wavelets.The proposed scheme is tested on nature images and synthetic images.The results show that the proposed scheme achieves better rate-distortion performance compared with several competing compression systems.Besides,further degradation of edges is avoided by the proposed compression scheme.LI Tao TIAN Xin XIONG Chengyi TIAN Jinwen 2016Chinese Journal of Electronics2016,25,4:0
13A Parallel-based Lifting Algorithm and VLSI Architecture for DWT显示文摘A novel Parallel-Based Lifting Algorithm (PBLA) for Discrete Wavelet Transform (DWT), exploiting the parallelism of arithmetic operations in all lifting steps, is proposed in this paper. It leads to reduce the critical path latency of computation, and to reduce the complexity of hardware implementation as well. The detailed derivation on the proposed algorithm, as well as the resulting Very Large Scale Integration (VLSI) architecture, is introduced, taking the 9/7 DWT as an example but without loss of generality. In comparison with the Conventional Lifting Algorithm Based Implementation (CLABI), the critical path latency of the proposed architecture is reduced by more than half from (4Tm + 87a)to Tm + 4Ta, and is competitive to that of Convolution-Based Implementation (CBI), but the new implementation will save significantly in hardware. The experimental results demonstrate that the proposed architecture has good performance in both increasing working frequency and reducing area.Xiong Chengyi Tian Jinwen Liu Jian Gao Zhirong 2006Journal of Electronics(China)2006,23,2:0
14Ferroptosis: a potential target for the treatment of atherosclerosis显示文摘Atherosclerosis(AS),the main contributor to acute cardiovascular events,such as myocardial infarction and ischemic stroke,is characterized by necrotic core formation and plaque instability induced by cell death.The mechanisms of cell death in AS have recently been identified and elucidated.Ferroptosis,a novel iron-dependent form of cell death,has been proven to participate in atherosclerotic progression by increasing endothelial reactive oxygen species(ROS)levels and lipid peroxidation.Furthermore,accumulated intracellular iron activates various signaling pathways or risk factors for AS,such as abnormal lipid metabolism,oxidative stress,and inflammation,which can eventually lead to the disordered function of macrophages,vascular smooth muscle cells,and vascular endothelial cells.However,the molecular pathways through which ferroptosis affects AS development and progression are not entirely understood.This review systematically summarizes the interactions between AS and ferroptosis and provides a feasible approach for inhibiting AS progression from the perspective of ferroptosis.Chengyi Li Ran Liu Zhenyu Xiong Xue Bao Sijia Liang Haotian Zeng Wei Jin Quan Gong Lian Liu Jiawei Guo 2024Acta Biochimica et Biophysica Sinica2024,56,3:0
返回顶部 每页显示:
共1页 首页 上一页 第1页 下一页 末页 /1 跳转

网站首页 | 关于我们 | 联系我们 | 产品服务 | 客服中心 | 广告服务 | 版权声明 | 网站联盟 | 友情链接 | 售卡网点

版权所有© 渝B2-20050021-1 渝公网安备 50019002500403号 违法和不良信息举报中心

互联网出版许可证 新出网证(渝)字10号 全国400电话 - 免长途话费